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Abstract
In this paper we present a new, adaptive spatial-
derivative circuit for use in CMOS image sensors. The
circuit removes its offset as a natural part of its operation
using a combination of electron tunneling and hot-electron
injection to add or remove charge on a floating-gate of an
auto-zeroing amplifier. We designed, fabricated and suc-
cessfully tested a chip with the circuit. Test results show
that the circuit reduces the offsets by more than an order of
magnitude.
1. Introduction
The design of large arrays of analog circuits in VLSI is
constrained by the inherent mismatch of transistors from the
fabrication process. In photoreceptor arrays, the mismatch
can appear as gain and offset errors. Under uniform inten-
sity, such pixels will report slightly different values, pro-
ducing a “fixed-pattern noise” image. While the removal
of fixed-pattern noise is often performed by the subtraction
of a calibration image stored on a downstream digital com-
puter, the desire to combine both sensing and processing on
the same chip (“smart sensors”), has precipitated the need
for a more integrated solution. A common solution to this
problem is to measure and store a correction value locally
at each pixel which is subtracted before the output.
Although short-term storage can be performed on in-
tegrated capacitors, junction leakage from the connected
circuitry limits its retention time to seconds, particularly
for analog parameters. Floating-gate structures in VLSI
(a MOS transistor with its gate completely surrounded by
silicon dioxide), however, can provide an extremely effec-
tive charge-storage technique with its retention measured
in years. Charge modification techniques using ultra-violet
(UV) radiation [4, 9, 19, 14] and bidirectional Fowler-
Nordheim tunneling (e.g., [18, 21, 2, 16]) have both been
successfully tested; there are, however, some drawbacks to
these techniques such as the need for a UV light source,
multiple high-voltage supplies, or special fabrication pro-
cesses. Recently the combination of tunneling and hot-
electron injection [7] has emerged as a promising new
charge-modification technique that requires only one high-
voltage supply and standard CMOS fabrication processes.
These types of structures are now being used for many dif-
ferent applications such as on-chip parameter storage (e.g.,
[4, 10, 17]) and neural networks (e.g., [22, 3, 20]).
As a result of these developments in technology, the use
of floating-gate structures for fixed-pattern noise removal in
images has been growing steadily in recent years. While
earlier work used the UV technique to null offsets in a sil-
icon retina [19], recent approaches have used bidirectional
Fowler-Nordheim tunneling [6, 1] for storing image offset
values.
In applications where the absolute image intensity is
not preserved and the local spatial-derivative information is
used, spatial-derivative is an appropriate signal to calibrate.
This is the situation for many neuromorphic circuits [8] that
adapt signals both spatially and temporally.
In this paper we present a new approach to fixed-pattern
noise removal, by very slowly adapting the output of the
spatial-derivative computation to zero rather than matching
the photoreceptor outputs. Using the floating-gate auto-
zeroing amplifier described by Hasler et al. [12, 11],
Figure 1. (a) Circuit diagram of the old circuit used to compute the spatial-derivative in analog
VLSI imagers. (b) Circuit diagram of the adaptive spatial-derivative circuit. Adding the floating-
gate amplifier and one bias line to the pair of stacked mirrors allows the circuit to remove offsets
continuously.
a spatial-derivative circuit currently being used in other
projects [15, 13] was modified to dramatically reduce off-
set errors, or equivalently, to increase the dynamic range.
This circuit uses a combination of electron tunneling to re-
duce charge on the transistor gate and hot-electron injection
to increase charge on the transistor gate.
2. Circuit Description
The circuit previously used to compute the spatial-
derivative is shown in Fig. 1a. A transconductance ampli-
fier receives input from two photoreceptors (P
i+1
and P
i 1
)
and provides an output current that is a sigmoidal function
of its differential input and therefore an approximation of
the spatial-derivative of the input image. Positive current
sourced from the amplifier is pushed into the n-type cur-
rent mirror (in the bottom part of the pair of stacked mir-
rors) and negative current is drawn out of the p-type cur-
rent mirror (in the top part of the circuit). The output arms
of the two current mirrors are connected together to pro-
vide a bipolar output current. The two transistors connected
to V
ref
perform a thresholding operation, preventing very
small spatial-derivative currents from appearing in the final
output. While this can be desirable to reduce the effects
of circuit offsets, it manifests itself as a “dead-zone” in the
spatial-derivative transfer characteristics. Other configura-
tions of the pair of stacked mirrors to compute the polarity
or the absolute value of the bipolar current have been pre-
sented in the literature [15, 13].
The new circuit that we present is shown in Fig. 1b. The
pFET differential pair is, in this case, terminated through
a pair of diode-connected transistors. The diode-connected
transistor on the right is the input to a current mirror which
constitutes the input to the inverting auto-zeroing amplifier.
This is the new output stage of the differential amplifier.
As in the previous case, the output current is either drawn
out of, or pushed into, the current mirrors on the top and
bottom. The pair of stacked mirrors is a slightly modified
version of the previous one to provide more control over
the dead-zone created by the threshold voltages of the nFET
and pFET transistors in the center.
Before considering the adaptive behavior of the circuit
when tunneling and injection are present, let us first de-
scribe the principle of operation without considering the
auto-zeroing properties of the amplifier.
If the two input voltages V
i+1
and V
i 1
are equal, the
current provided by the bias transistor is divided equally
between the two arms of the differential pair. Let us as-
sume now that in this condition the voltage V
az
sits at
V
dd
=2. When the output voltage of the photoreceptor P
i+1
increases with respect to P
i 1
more current starts flowing
through the right-hand arm of the differential-pair and into
the nFET current mirror. This increased current then pulls
V
az
down. There is a voltage level V
down
at which the nFET
controlled by V
ref n
turns on and the pFET mirror starts
conducting, thus clamping the V
az
voltage near V
down
. The
value of V
down
is set by the threshold voltage of the nFET
and by the bias voltage V
ref n
. If the difference between
V
i+1
and V
i 1
keeps increasing then the current flowing
through the pFET mirror will increase and V
az
will remain
very close to the same value. Conversely, if V
i+1
is less
than V
i 1
the current through the diode connected nFET
will decrease causing V
az
to increase until the pFET con-
trolled by V
ref p
turns on and the nFET mirror starts con-
ducting. The voltage value at which V
az
is clamped in the
upswing, V
up
, is set by the threshold voltage of the pFET
and by V
ref p
. When V
az
is between the two clamping volt-
ages the final output of the spatial-derivative is zero; thus,
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Figure 2. Plot of four different transfer char-
acteristics obtained from the new spatial-
derivative circuit for different values of
V
AZ
= V
up
  V
down
. A careful selection of
the bias voltages V
ref n
and V
ref p
permits a
transfer characteristic without a “dead-zone”.
for differential input voltages V = V
i+1
  V
i 1
such that
V
down
< V
az
< V
up
the circuit fails to compute the correct
spatial-derivative. To avoid this dead-zone in the transfer
characteristics, it is necessary to set the bias voltagesV
ref n
and V
ref p
so that the dead-zone is at a minimum. In Fig. 2
we plot different transfer characteristics obtained from the
circuit as a function of the value of V
AZ
= V
up
  V
down
.
Let us now consider the behavior of the circuit with the
auto-zeroing, floating-gate amplifier [12, 11]. The auto-
zeroing, floating-gate amplifier is a simple two transistor
amplifier stage, (transistors M1 and M2 in Fig. 1), that has
the ability to adapt its steady state output voltage to lie at
a value determined largely by fabrication parameters and
global circuit variables and minimally by the individual sig-
nal levels. This adaptation is performed by modifying the
charge on the floating-gate of the pFET transistor. Electrons
are removed from the floating-gate by means of Fowler-
Nordheim tunneling and added by pFET hot-electron injec-
tion. The steady-state output voltage is kept nearly constant
by changing the charge on the floating-gate. The ampli-
fier reaches equilibrium when the tunneling current equals
the injection current. The hot-electron injection current in-
creases linearly with I
pFET
and exponentially with V
ds
,
while the tunneling current increases exponentially with the
voltage across the gate oxide (V
tunn
  V
fg
). The tunneling
process tends to turn the pFET transistor off and the injec-
tion process tends to turn the transistor on. Because the
Figure 3. Schematic of the photoreceptor
used in the chip and the symbol used in Fig. 1
to represent it.
output of the amplifier directly controls V
ds
, the amplifier
provides a high-gain, negative feedback signal which drives
the system to equilibrium. By modifying V
tunn
and V
inj
,
the steady-state output voltage and the rate of adaptation
can be controlled.
Fabrication mismatch is always present in any CMOS
processes and this usually translates into reduced precision
for the circuits that are affected. In the case of the spatial-
derivative circuit, if the chip is placed under uniform illu-
mination and the steady-state values of two photoreceptors
V
i 1
and V
i+1
differ by just a few thermal voltage units
(V
T
= kT=q = 25 mV at room temperature) the out-
put of the amplifier V
az
will be forced to one of the two
clamping voltages causing a non-zero value for the spatial-
derivative current I
SD new
when the desired output value
is zero. Using the auto-zeroing floating-gate amplifier we
cancel much of the error caused by fabrication mismatch
because the amplifier will counter offsets and drive the out-
put to a known voltage level. Then, in order to obtain a bal-
anced output transfer characteristic of the spatial-derivative
circuit, we just need to choose appropriate values for V
ref n
and V
ref p
such that V
down
and V
up
are symmetric with re-
spect to its steady-state value. When the spatial-derivative
circuit is used in arrays it is also necessary that the differ-
enceV
AZ
= V
up
 V
down
matches the amount of variation
expected from the statistics of the auto-zeroing amplifiers’
equilibrium points. It is worth noticing that in the case of
the spatial-derivative circuit, the auto-zeroing amplifier can-
cels the effects of offset mismatch from both photoreceptors
and the spatial-derivative circuit.
3. Test Results
To test the new circuit, we fabricated a chip with an ar-
ray of 26 photoreceptors connected to 25 new auto-zeroing
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Figure 4. Voltage output of the array of pho-
toreceptors under uniform diffuse illumina-
tion at different light intensities.
spatial-derivative circuits and 25 old non-adaptive spatial-
derivative circuits. We used the photoreceptor developed by
Delbru¨ck and Mead [5] that is reported in Fig. 3. To perform
a fair comparison, all the transistor sizes of the differential-
pair circuits and the stacked current mirrors were kept the
same in the two designs. The circuit was fabricated in a
1.2 m double-poly, double-metal, n-well CMOS process.
We performed the experiments by focusing a uniform
stimulus onto the chip (i.e., a white screen illuminated by
diffuse light). We measured the output of the array of
photoreceptors over three orders of magnitude of uniform
light conditions. Fig. 4 shows that the photoreceptor off-
sets are perfectly conserved across three orders of magni-
tude of light intensities and that there are cases where pairs
of adjacent photoreceptors have a difference greater than a
thermal voltage V
T
. We then measured the ability of the
auto-zeroing spatial-derivative circuit to adapt and remove
the offsets.
In Fig. 5 we report the measurements of the non-adaptive
spatial-derivative circuit. The output is not perfectly flat as
we might expect for a uniform white stimulus. All the cur-
rent measurements were performed using a current-sense
amplifier (i.e., recorded as voltage) and the reported val-
ues were obtained by numerically converting voltage back
to current. The calculated standard deviation of the current
offset for this circuit was 7.8 nA which, compared to a dy-
namic range of 340 nA gives a “resolution” of 4.4 bits (for
dynamic range we intend the difference between the posi-
tive and negative saturation values of the transfer character-
istic).
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Figure 5. Output current of the old spatial-
derivative circuit under uniform diffuse illu-
mination.
In our first series of tests of the auto-zeroing spatial-
derivative circuit we raised the tunneling and injection volt-
ages and we let the array of auto-zeroing amplifiers adapt to
their equilibrium point. For successful operation, the volt-
age range for the tunneling voltage, V
tunn
, was between 25
and 30 V and the range for the injection voltage, V
inj
, was
from 7.5 V to 8.5 V. All the results reported here were ob-
tained using a tunneling voltage of 26 V and an injection
voltage of 7.7 V. In Fig. 6 we report the output of the auto-
zeroing spatial-derivative circuit both before we started the
adaptation process and after the equilibrium was reached.
The effect of the auto-zeroing amplifier is a dramatic re-
duction of the peak value of the offset by a factor of 20.
The calculated standard deviation of the offset after learn-
ing is about 1.2 nA. We can now compare in Fig. 7 the offset
after the adaptation process with the constant offset of the
non-adaptive circuit. The current offset of the auto-zeroing
circuit is sensibly lower than the one of the non-adaptive
circuit, the peak of the new circuit is about one order of
magnitude lower than the the peak of the old circuit and
the standard deviation ratio is about 6 to 1 in favor of the
new scheme. Considering that the dynamic range of the
auto-zeroing circuit was 235 nA the corresponding resolu-
tion was about 6.4 bits compared to the 4.4 bits of the non-
adaptive circuit.
It is possible to obtain even better results if we use only
the injection mechanism in the auto-zeroing amplifier. In
this case, after setting the injection voltage to the appro-
priate value, the voltage V
cntl
is increased (thus raising the
floating-gate and reducing the current in the pFET transis-
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Figure 6. Comparison of the output current of
the new spatial-derivative circuit before and
during continuous time learning.
tor) so the output of the floating-gate amplifiers drops to a
lower voltage. In this situation, the injection process be-
comes active and adds electrons onto the floating-gate until
the pFET transistor drives the output of the amplifier high
enough to turn the injection process off. With this procedure
it was possible to further reduce the offsets of the spatial-
derivative circuit, as shown in Fig. 8 where we compare the
final offsets obtained with the two different methods. Even
more significant are the benefits of this procedure if we
compare the remaining offsets after this procedure, which
we will call “one-time” learning, with the offset of the non-
adaptive circuit in Fig. 9. The calculated standard devia-
tion of the offset noise obtained with the one-time learning
was 0.3 nA, a factor of 26 smaller than the offset noise in
the non-adaptive circuit. The computed resolution for this
case was 8.5 bits with a gain of four bits with respect to
the non-adaptive circuit. The results for the auto-zeroing
circuit were obtained setting the biases voltages V
ref n
and
V
ref p
in such a way the dead-zone of the transfer charac-
teristic was negligible with respect its linear range. Finally,
in Fig. 10 we compare the output of the floating-gate am-
plifiers before and after the one-time learning. One draw-
back of this procedure is that the adaptation is performed
only once and then unless tunneling is resumed the elec-
trons are permanently stored on the floating-gates. Another
important point is that, in the one-time learning case, the
biasing of the pFET transistor of the floating-gate ampli-
fier becomes critical to the correct functioning of the cir-
cuit. Temperature shifts could change the bias condition
and therefore change the equilibrium point of the ampli-
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Figure 7. Comparison of the output current of
the old spatial-derivative circuit and the new
circuit during continuous time learning.
fier output. Temperature compensation could be possible
by controlling the temperature dependence of the bias cur-
rent in the differential-pair to match the dependence in the
pFET transistor current.
Indirect evidence suggests that the reason the one-time
adaptation is more accurate than the continuous learning is
because the injection process is better matched across the
chip than is the tunneling process. Consequently, turning
off the tunneling reduces the errors.
In the injection-only case, once the pFET has largely bal-
anced the input current, V
ds
is reduced (output rises) until
the injection shuts itself off. Since there is no tunneling cur-
rent to balance, the equilibrium voltage only depends on the
transistor matching. The actual gain of the injection process
(which is a function of input current) only affects the rate at
which the equilibrium is approached.
4. Discussion
In this paper we have presented a circuit for auto-zeroing
a current signal as applied to a visual processing task. First,
the array of offset-ridden current signals was balanced by
a floating-gate auto-zeroing amplifier. Second, adjustable
thresholds were introduced to prevent any remaining offsets
from appearing at the output. The adaptation was achieved
by adding a floating-gate amplifier and one extra circuit pa-
rameter. In comparison to previous designs, offset “noise”
was reduced by more than an order of magnitude. It should
be noted that the technique of offset correction after the
differential-pair, while zeroing the final output, does not
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Figure 8. Comparison of the output current
of the new spatial-derivative circuit during
continuous time learning and after one-time
learning.
correct the imbalance produced by the offsets. Such an im-
balance results in an asymmetrical output characteristic.
We also demonstrated two different strategies for adap-
tation, a one-time (injection-only) calibration routine and
a continuously-adapting strategy (tunneling and injection).
While the one-time calibration strategy provides a lower
offset error after adaptation, we are most interested in the
use of continuous calibration for systems that require very
long periods of operation without intervention. As imaging
systems are in operation over long periods of time and are
exposed to the environment, persistent offsets from dirty op-
tics or circuit failure can increasingly impair performance.
While one technique for reducing the effect of fabrica-
tion offsets is to increase the size of all of the transistors or
improve the fabrication process, another is to make the cir-
cuit layout very small and utilize an adaptive system. In the
chip we presented, all of the transistors were 6 6, leav-
ing room for further reduction in layout area in future de-
signs. While both approaches to offset reduction are valid,
the adaptive approach is attractive due to the potential for
ignoring bad pixels and its ability to compensate for un-
foreseen changes in the system over time.
It should be noted that the work presented here is dif-
ferent from other work in the literature [6, 1], in that the
sensor’s output is not an image to be used by a down-
stream computer, rather it is intended to be used in a fully-
integrated computational sensor [13] or in a larger sys-
tem that requires pre-processed data. It is for this rea-
son that adaptive photoreceptors are used and the spatial-
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Figure 9. Comparison of the output current of
the old spatial-derivative circuit and the new
circuit after one-time time learning.
derivative is used to calibrate the system rather than the
image intensity. This adaptation strategy, however, does
make the assumption that the visual world the sensor experi-
ences has zero-mean spatial-derivative statistics over a time-
interval comparable to the learning time-constant. For an
autonomous, mobile visual system viewing natural scenes,
the zero-mean assumption of the continuous adaptation ap-
proach is likely to be reasonable.
The brain has long been an inspiration to engineers for
reasons of both computational ability and adaptability, how-
ever, attempts to mimic even the smallest portions of it have
fallen surprisingly short. While early attempts to build neu-
ral circuits used small numbers of discrete components, re-
cent approaches have utilized VLSI technology. Neuromor-
phic analog VLSI chips [8], while space and power effi-
cient, have often been criticized for their lack of precision
and lack of realistic memory structures. The recent surge
in development of non-volatile analog parameter storage
on silicon and the rapid growth of knowledge in neuro-
science (where memory and computation are inextricably
intermingled), however, have made neuromorphic analog
VLSI systems a viable technology for designing tomorrow’s
extremely-low-power, smart sensors and systems.
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